I
2
S MODE
BCLK_x
WCLK_x
1 1
0 0
T0151-03
1/fs
LSBMSB
LeftChannel
RightChannel
2 2
DIN_x/
DOUT_x
n n n
1ClockBeforeMSB
n–1 n–1n–2 n–2
DSP MODE
BCLK_x
WCLK_x
0 0
1 0 n nn
T0152-02
1/fs
LSB LSBLSB MSB MSB MSB
LeftChannel
RightChannel
1 12 2
DIN_x/
DOUT_x
n–1 n–1n–1n–2 n–2 n–2
TLV320AIC34
SLAS538A – OCTOBER 2007 – REVISED NOVEMBER 2007
In I
2
S mode, the MSB of the left channel is valid on the second rising edge of the bit clock after the falling edge
of the word clock. Similarly, the MSB of the right channel is valid on the second rising edge of the bit clock after
the rising edge of the word clock.
Figure 22. I
2
S Serial Data Bus Mode Operation
In DSP mode, the rising edge of the word clock starts the data transfer with the left-channel data first and
immediately followed by the right-channel data. Each data bit is valid on the falling edge of the bit clock.
Figure 23. DSP Serial Bus Mode Operation
28 Submit Documentation Feedback Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC34
Comments to this Manuals